I've been building Powerpoint-based quantum computers with electron spins in silicon for 17 19 years. Unfortunately, real-life-based quantum dot quantum computers are harder to implement. Fabrication, control, and materials challenges abound. The way to accelerate discovery is to make and measure more qubits. Here I discuss separating the qubit realization and testing circuitry from the materials science and on-chip fabrication that will ultimately be necessary. This approach should allow us, in the shorter term, to characterize wafers non-invasively for their qubit-relevant properties, to make small qubit systems on various different materials with little extra cost, and even to test spin-qubit to superconducting cavity entanglement protocols where the best possible cavity quality is preserved. Such a testbed can advance the materials science of semiconductor quantum information devices and enable small quantum computers. This article may also be useful as a light and light-hearted introduction to spin qubits.
The two states of a qubit are realized in the spin of an electron, spin up and spin down. A single electron can be trapped in a semiconductor box, called a quantum dot ( Figure 1 ). In silicon-currently the most promising material for spin-based quantum computing-the indirect band-gap means that the electron has extra nearby energy levels, combinations of the conduction band minima or valleys where the electron exists. Temperature, noise, and gate operations can cause unwanted excitation into these states. This so-called "valley splitting" problem, especially in silicon-germanium quantum dots, impacts yield, initialization/readout, and quantum operations, and originally motivated this work. Although obscure, this materials science issue is a roadblock to quantum information processors in silicon, and valley splitting is only representative of a greater challenge.
Like for other qubit parameters such as coherence time and operation fidelity, to measure the valley splitting one must fabricate a quantum dot and test it, typically at dilution refrigerator temperatures [1] . The general difficulty in making qubits in semiconductors has hampered progress in the field. Exciting recent success-functional dot qubits and compelling quantum gate demonstrations [2] [3] [4] [5] [6] [7] [8] [9] [10] -has taught us a lot about how to make good qubits. Yet there is a high barrier to entry for new experimental groups compared to, say, superconducting qubits.
Do superconducting qubit experimentalists have it easy? Yeah, they kind of do. The transmon qubit [11] [12] [13] , which itself is robust by design [14] , can be fabricated with essentially a single layer of metal, at huge length scales if wanted [15] , and can be characterized and controlled with a single microwave cavity/generator/line or even wirelessly, via a properly designed superconducting * or, How to make semiconductor-based quantum computers without fabricating quantum dot qubits; Based on talks I gave at the ARO/LPS Quantum Computing Program Review, August 2018, and 4th School and Conference on Spin-Based Quantum Information Processing, September 2018. † charlie@tahan.com cavity ( Figure 2 ). Superconducting circuits can be floating, requiring no source or sink of carriers. In contrast, using what we know now as best principles for making a silicon quantum dot qubit (Figure 3 ), one needs to make very small dots (due to large effective mass), with multiple layers of overlapping or tightly-aligned metal gates to limit cross-capacitance between dot gates [16] and to increase yield due to disorder, all with O(10 nm) wirewidths at 50-100 nm wire pitch. Worse, the materials stack (causing current leakage between the top gates and electrons, disorder, etc) can be critically important to whether the quantum dots you want can even be formed where you want them, let alone will they work or have desirable qubit properties. Spin quantum dot qubits also need multiple physical wires per dot, in addition to nearby charge sensors (for spin-to-charge conversionbased readout). This level of complexity in fabrication-which must be coupled with good materials science properties of the wafer and the gate stack-retards both new qubit exploration and characterizing many, individual quantum dots to optimize materials parameters.
We can separate the materials science challenge from the "making the dots and measure them" challenge. If the dots and associated readout circuitry can be made on another circuit chip or board, then the actual electron(hole)-hosting wafer can be optimized separately (and even made of different crystals such as germanium). The idea of "flip-chip" engineering has already been applied in the superconducting context [17, 18] , while the concept of a "probe" trap has been used in ion trap quantum computing [19, 20] to search for heating mechanisms on relevant surfaces. We hope to motivate a new kind of testbed where dots are induced on a separate chip to characterize materials [21] and to see if the protocols we design for qubit operation work. In doing so, an acceleration of progress similar to that driven by the "wireless" 3D transmon (Figure 2bc ) could be replicated in the spin community. 50 meV 100 meV 150 meV 200 meV 1e7 meV igure 8: Results from 1D tight-binding model for wave functions for ground and excited valley states and valley splitting for 10 nm quantum well. The z-component of the electron dot wave function is the output of a 2-band tight-binding calculation points) which has been interpolated (line) for a typical SiGe heterostructure with a quantum well of 10 nm, barriers of 150 meV, nd a large growth direction electric field due to space-charge separation from the donor layer of 6 ⇥ 10 6 V/m. Valley splitting n realistic silicon quantum dots will likely be reduced versus the 1D results presented here due to interface roughness/steps, tc.
here v is the valley splitting, z0 is the extent of the wave function (assumed gaussian) inẑ and qu is the phonon ave length of the emitted Umklapp phonon, qu = 0.3kmax. The details of this calculation are given in Appendix X B. Let us compare Eq. 16 to pure orbital relaxation, Eq. 10. At first glance, the valley relaxation rate has a 3 ependence as opposed to a 4 in the orbital case (assuming parabolic dot potentials for both and matrix elements iven due to gaussian wave functions). To understand this remember that for valley relaxation this transition occurs ithin the lowest manifold (both initial and final states have the same s-like envelope function) such that the matrix lements M ⇠ 1. In the orbital case, we must calculate matrix elements from 2p-like to 1s-like states, such that _ x 2 0 _ . The valley relaxation expression also includes prominently a exp( z 2 0 q 2 u /4) prefactor absent in the xact orbital case (Eq. 10). This prefactor predicts that the phonon relaxation rate will be peaked at the Umklapp honon energy (assuming z0 is constant with v , which it isn't). Equation 16 also shows the importance of the z0 xtent of the wave function; decreasing z0 increases the relaxation rate. These effects are related, in that Umklapp honons at qu = v /~vl,t which connect valleys in neighboring Brillouin zones are the most efficient relaxation channel see Appendix IX B for more details). Figure 7 explicitly shows the valley relaxation rate in the two cases of fixed z0 ave function height and wave function height that changes accurately with electric field and valley splitting. It turns ut that the Bloch coefficients to the nearest valley at 0.3kmax are most efficient and phonons are then emitted in the Figure 1 . Spin qubit in silicon. a) A trapping potential due to a heterostructure box or donor hosts our electron. b) The energy levels can be labeled like an atom if we assume an effective mass theory [22] (note that the real wave function of the electron also has Kohn-Luttinger oscillations [23] due to the conduction band valleys at 0.8kF and atomistic oscillations from the crystal underneath this envelope). The "valley-splitting" between the states can range from 0 to several meV. c) The conduction and valence band symmetry governs possible additional levels. For electrons in strained-silicon SiGe quantum wells or at inversion layers, there are two conduction band minima and thus double the number of states. d) Idealized electron wave functions of the lowest two valley states in the growth direction of a SiGe quantum well tshowing the Kohn-Luttinger oscillations [24] .
We can make a quantum dot qubit without fabricating a quantum dot A spin qubit is formed from the Zeeman split sub-levels (see Figure 1c ) of the ground state of an electron trapped in some potential inside a semiconductor. That electrostatic potential can be artificial, formed from the combination of a heterostructure [25] and an external voltage [26] , or natural, the pull of an implanted donor [27] . One or more electrons or holes can be placed in a dot to form a single qubit or a qubit can be "encoded" [28] into the large Hilbert space of multiple separate quantum dots [29] [30] [31] , and each approach has different potentially useful properties for quantum computing. Typically, we focus on 1 or 3 electrons per dot [32] in a roughly parabolic potential in the plane of the two-dimensional electron gas (2DEG) or inversion layer, where the potential must be deep enough such that the excited state orbital levels ("p-like" envelope functions [33] ) are well above the energy of thermal excitations (∼ kT ). For indirect band-gap conduction bands where electrons live (or valence bands where holes live, which can be considered spin-3/2 particles), there can be other nearer levels than the orbital levels which one may also need to worry about. Somewhat surprisingly, the spin splitting (linearly proportional to the magnetic field) can be smaller than the effective temperature, and typically is in many experiments. Kramers degeneracy (where a "forbidden" very tiny matrix element connects phonons between the two spin states) results in extremely long lifetimes for spins in some solids, a fact that has been known at least since the 1950s [34, 35] .
In designing a quantum computer based on quantum dots we care about a number of intrinsic parameters derived from the quantum dot potential, material and material stack, and the proximity of other qubits/defects/oxides/gates, and still other parameters that are more relevant for two qubit operations. These include the level structure of the dot (or spectroscopy of the excited states), the spontaneous decay time (called the T 1 time, almost always due to emission of a phonon at these dilution refrigerator temperatures, but more complicated above~1K), and the decay of the coherence of the qubit as a function of time (or T * 2 for the specific 1/e time assuming an exponential fall-off, which is actually not usually the case). All these parameters can change with the number of particles per dot and if multiple dots are coupled together, either via the Pauli exchange interaction or capacitively (more on this below).
Let us now design the simplest quantum dot, using best practices from recent progress ( Figure 3 ). Our options include semiconductors such as GaAs, silicon, germanium. GaAs has spinful nuclei, leading to poor T * 2 times (~ns). Germanium is interesting. But the pull of silicon is strong due to the CMOS industry (ultrachemically pure and perfect crystals, precision lithography, dielectrics) and the fact that isotopically enriched silicon exists and is available (where the spin-1/2 Si 29 nuclei have been removed leaving only spin-0 silicon-28), leading to extremely long coherence times [36] .
First, create an electrostatic trap for the electron in z by making either a "quantum well" or an inversion layer. For the former, use a strain-engineered SiGe-Si-SiGe sandwich [37] . For the latter, use the well-known oxidesilicon (MOS) interface of silicon and silicon-dioxide. An accumulation gate (positive voltage) creates a triangularlike potential, pulling electrons (if available) up the top surface of the buried quantum well (Figure 1a ). In either case there are no electrons until we put them there (assuming no doping). The effective mass of electrons in silicon is relatively high, meaning that to get an orbital splitting of~1meV = 10K, we need an effective "box" of~30 nm laterally. Finally, a combination of negative (depletion) and positive (accumulation) gates can form the trap in the (x, y) plane creating our dot potential. Because of the large effective mass of electrons in silicon compared to GaAs [38] , the community has learned Figure 2 . From the transmon qubit to the wireless revolution. (a) The transmon superconducting qubit is a single layer of metal and a shadow-evaporated junction. It is extremely robust in that nearly all fabricated qubits work. In a co-planar geometry a superconducting cavity can be used to readout the qubit (circuit QED). (c) A crucial step to advance the field was applying these same ideas to a 3D geometry. By going larger the participation of loss mechanisms was proportionally lowered, and allowed systematic study of qubits with longer life while the more scalable 2D qubits were catching up in performance. But perhaps more interesting the wireless approach can allow all different types of qubits to be tested more quickly, even as in (c) fluxonium, where there isn't a natural coupling to an electric field but an antenna can be used to couple to the 3D field. (Figures 2b and 2c that unwanted "dots" (think a disordered eggshell container) can form in the quantum well via the presence of donors, or by possibly tiny strain due to metallic gates [39] on the surface. Therefore, don't dope the quantum well; implant donors in source regions creating a bath of electrons that can be brought electrostatically near the active quantum dots with gates. And make the gates as uniform ("total coverage") and as far away as possible. This is how the best arrays of lateral quantum dots for qubits are fabricated today ( Figure 3 ). All we really need to induce a dot potential, however, is a single wire with a positive potential with the appropriate geometry and distance from the target active layer. This can be formed from a metal gate on the dot wafer surface, or by a wire on a different chip or probe tip. Indeed, Scanning Tunneling Microscope (STM) tips have been used in the past to induce dots on the surface of materials [40, 41] . This is the core of our proposal: make the dot gates on a separate chip. Thus, the simplest dot we can imagine actually doesn't require fabricating a dot on the "dot chip" at all. We can fabricate the "dot inducing chip" or gate chip on a separate substrate, with a single layer of metal. We can then place that perpendicular to the "wafer chip" (touching or not) to where the dot is actually intended to be created. All the circuitry we need to measure the dot can be off the wafer chip under test.
Consider three options for loading electrons into the induced quantum dot ( Figure 4 ). One, from the bulk by shining light with energy above the band-gap on the wafer, Figure 4a , (often done to ensure that the well was populated or to increase density in the 2DEG and is also common practice in STM experiments), through light background doping (not recommended), or a doped back gate reservoir. Generate enough carriers and our dot will trap one (or more, depending on the depth of it's trapping potential). Two, Figure 4b , we can move the gate tip to an implanted region on the wafer, and physically move the loaded dot away from it to isolate the dot. Three, we add another lead to the gate-chip, a much wider and fatter "bath" gate ( Figure 4c ) that can bring electrons into the channel from the implanted region to the dot much like is already done. Implanting is a standard procedure and requires a mask but can be outsourced, and of course leaves the wafer, well, implanted. (So we've broken the non-invasive pledge for options two and three.)
Characterizing an induced quantum dot
We must confirm that the electron is present in the induced quantum dot to have a qubit. If the dot is truly isolated with only one wire to both maintain the potential and probe the dot, that is really hard to do. Best practice for qubit measurement or readout is to create a nearby quantum dot charge sensor (see the top-down SEM image in Figure 3b for an example), tuned to the edge of a Coulomb blockade peak for maximum sensitivity (small charge redistributions in the qubit dots affect the current flowing through the dot sensor). By pulsing the electrons in the dots one can figure out how to convert the spin information to different charge distributions, detectable with the readout dot with high sensitivity. However, since we only have a single wire, a better option is to use so-called dispersive readout, which should be called quantum capacitive or curvature readout. Here, a tank circuit is attached to a nearby dot gate, and small changes in the quantum capacitance (or more generally the curvature coupling [44] ) of the system are detected by measuring the phase shift of a reflected rf-pulse (dispersive shift of the resonator) at the resonator frequency (where the frequency is relatively low, 100 Mhz to 500 MHz) [45] [46] [47] [48] [49] [50] [51] [52] . But note that this technique as applied so far has only worked in two ways: one, detecting a signal when electrons tunnel in and out of a nearby bath (so-called "tunneling" capacitance) or two, at a charge transition (eg 11 to 20, see Figure 8 for a preview) to a nearby dot (where the quantum capacitance is detected, the curvature of the two-dot, one-electron system is maximal at the degeneracy point, the symmetric state of a charge qubit). Thus if this condition is met, standard techniques can be applied to map out 0, 1, ... electrons in the dot. A higher-frequency resonator can also be used as in [53, 54] (in these cases for cavity-QED not quantum 
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I. RESULTS
Device architecture. Figure 1 shows a scanning electron micrograph (SEM) and cross-sectional schematic of the device, which incorporates 7 independently controlled aluminium gates. When a positive bias is applied to the lead gates (L1 and L2) an accumulation layer of electrons is induced under the thin SiO2, to form the source and drain reservoirs for the double dot system. A positive voltage on the plunger gate P1 (P2) causes electrons to accumulate in Dot 1 (Dot 2). Independent biasing of P1 and P2 provides direct control of the double-dot electron occupancy (m, n). The tunnel barriers between the two dots and the reservoirs are controlled using the barrier gates: B1, B2 and B3. The middle barrier gate B2 determines the inter-dot tunnel coupling. The electrochemical potentials of the coupled dots can also be easily tuned to be in resonance with those of the source and drain reservoirs. As shown in Fig. 1(b) , gates L1 and L2 extend over the source and drain n + contacts, and also overlap gates B1 and B3. The upper-layer gates (P1 and P2) are patterned on top of the lead and barrier gates. The lithographic size of the dots is defined by the distance between adjacent barrier gates (⇠30 nm) and the width of the plunger gates (⇠50 nm), as shown in Fig. 1(a) .
Inter-dot tunnel coupling tunability. Figure 2 shows the measured di↵erential conductance of the device as a function of the plunger gate voltages, VP1 and
Characteristics at di↵erent inter-dot tunnel coupling. Measured stability diagrams and energy landscape of the double dot system ranging from weak to strong interdot tunnel coupling (a) (c) and (d) (f) respectively, for VL1 = VL2 = 3.0 V, VB1 = 0.76 V, VB3 = 1.0 V and VSD = 0. From lower to higher VB2, the tunnel barrier height decreases resulting in stronger inter-dot tunnel coupling. (a) A checker box pattern, (b) honeycomb pattern and (c) diagonal parallel lines indicate that the two dots merge into a single dot as the coupling is increased [23] .
VP2, with all other gate voltages held constant, together with sketches of the energy landscape of the double dot. The charge-stability maps moving from Fig. 2 (a) to 2(c) clearly show the e↵ects of an increasing inter-dot coupling as the middle barrier-gate voltage VB2 is increased, lowering the tunnel barrier between the dots. Fig. 2(b) shows the characteristic honeycomb-shaped stability map representing intermediate inter-dot coupling [23] , obtained at VB2 = 1.32 V. At lower middle barrier-gate voltage, VB2 = 1.20 V, we observe a checker-box shaped map [ Fig. 2(a) ], since the middle barrier is opaque enough to almost completely decouple the two dots. In contrast, the stability map in Fig. 2(c) shows the formation of diagonal parallel lines at VB2 = 1.40 V. Here the two dots e↵ectively merge into a single dot due to the lowering of the middle barrier [ Fig. 2(f) ]. The transport measurements shown here do not allow a precise determination of the electron occupancy (m, n) in the dots, since it is possible that electrons remain in the dots even when ISD is immeasurably small. For the regime plotted in Fig. 2 there were at least 10 electrons in each dot, based on our measurement of Coulomb peaks as we further depleted the system. An absolute measurement of dot occupancy would require integration of a charge sensor into the system [7] . These results nevertheless demonstrate that the multi-gated structure provides excellent tunability of coupling while maintaining charge stability over a wide range of electron occupancy.
Capacitances and charging energies. Application of a DC source-drain bias VSD causes the triple-points in the weakly-coupled regime [ Fig. 2(a) ] to extend to form triangular shaped conducting regions [ Fig. 3(a capacitive readout) putting the cavity into the quantum regime. We calculated in Ref [21] that it may be possible to measure the small energy band curvature (Figure 5a ) due to a single, stationary electron as compared to no signal (no electron trapped). Assuming the use of a superconducting resonator in series with the dot-inducing gate, quantum capacitances as low as 0.01 attoFarad should be observable if a Q ∼ 10 5 can be achieved (see [21] for details), allowing for the detection of electrons with a single lead without tunneling transitions to a reservoir or dot (which has never been seen before). It could also be that if the measurement apparatus is fast enough then the appearance of an electron from the bulk (due to lightcreated carriers for example) may be observable. If these don't work, then using the bath gate or a nearby dot (a 2 dot probe) will be necessary, slightly complicating our approach but making all the known techniques for qubit characterization available. 
Magnetic field
Quantum Capacitance Energy levels of 2e in a QD Figure 5 . Using quantum capacitance for dot characterization. (a) Simulated energy bands of lowest two states versus gate voltage of induced single electron quantum dot of Figure 3d . Although the curvature is very small, it exists and may be measurable [21] . (b) Energy curvature as a function of magnetic field near the valley splitting and Zeeman splitting anti-crossing (when they are equal) in a quantum dot with two electrons, where a large quantum capacitance signal will be observed. The curvature vs. probe gate voltage and the curvature vs. magnetic field are proportional to each other, so a large quantum capacitance signal will also be seen through the gate voltage in the reflected signal. With the electron number in the dot known, let's focus on spectroscopy, or charting of the excited states of the dot, as doing so solves our original problem of measuring the valley state across a chip non-invasively. Ref [21] proposes solutions for a single wire. At the magnetic field that equals the valley splitting energy, there is an anti-crossing which results in a quantum capacitance change. With two electrons in the dot, the curvature is even larger and occurs in the ground state (Figure 5b ). Detecting this curvature allows the valley splitting to be measured by sweeping the magnetic field (or valley splitting via E z over a smaller range). Doing precise spectroscopy requires a relative energy scale. The magnetic field provides that if it can be well calibrated. Another option is to introduce another rf field which drives transitions in the dot. Unfortunately, given the large possible range of valley splittings, and the possibility of vary large orbital splittings (up to 8 meV), tunability of the microwave field would have to be over a vast range for a single dot. With two dots a new energy scale emerges, the detuning between the two dots, and there are many more options; valley spectroscopy can be achieved without a magnetic field [55] . The reflectometry approach allows one to measure the critical parameters of the system even if the excited states are much larger than the cavity frequency and for arbitrarily high valley splittings in a two dot system.
To summarize, with a single wire we can detect if there is an electron in the dot and measure the valley splitting given some rather stringent requirements. There are other ways to measure valley splitting: already demonstrated techniques like photon assisted tunneling, that involve multiple dots or tunneling to leads. Those can also be realized in multi-lead systems.
Characterizing an induced quantum dot quantum computer
It's straight-forward to imagine a one-dimensional array of dots induced by a gate-chip on a chip wafer. Illustrations of such systems are shown in Figures 6 and 7 . While it is possible to make two dots with just two wires, and for many years the community relied on detuning of energy levels between dots to produce two-electron interactions, now it is understood that using the barrier gate to control electron wave function overlap is better. It allows for operation at a sweet spot (symmetric operating point) [56, 57] and it is less sensitive to charge noise than the plunger gates above the dots [58] (the exchange interaction is less sensitive to the tunnel barrier than to the detuning, so charge noise is minimized by using only high speed lines on the barrier if possible). Doing so will allow us to measure dot qubit quantum properties such as coherence times and even do quantum operations, that is, make a small quantum computer.
Let's quickly go through a sequence of experiments that would characterize the wafer in question (Figure 8 ). With a multi-wire device it is natural and preferable to use a bath gate to load electrons. In this context our first experiment is to chart out the charge stability diagram for loading electrons from zero. To do this we vary V P 1 versus V T 1 , where V P 1 is the dot gate and V T 1 is a tunnel gate between the bath and the dot. One should see lines in this plot indicating the transitions between n−1 and n electrons (Figure 8a ). (The straighter the line the better, it indicates small cross capacitance of the gates. Curviness means changing cross capacitance which is very bad because the electron is moving. It also makes it harder to dynamically compensate for such gates [59, 60] .) Once we can reliably load single electrons, then charge stability diagrams (P vs. P, see Figure 8b ) would be performed to map out the parameter space of the two dot system. Then we can do quantum measurements.
To do quantum coherent measurements we need to actually measure the spin qubits. Incorporating readout allows one to experimentally determine the coherence time (T 2 ) and lifetime (T 1 ) of the qubits as well as the error rates of one and two-qubit operations with the right pulse sequence. Combining quantum capacitive readout [61] with Pauli-blockade gives a proven means of differentiating the singlet versus triplet states of the two dots [62] . If you detune the dots into the Pauli-blockade regime (where the (1,1) state equals the (0,2) state of the double dot system), one can distinguish singlet from triplet: the singlet state will tend to allow two electrons to go into the lower dot, when the combined the dots are in the triplet state, they will each stay in their respective dots as the transition won't be allowed [63] . This is sensitive to a readout window given by the temperature and the singlet-triplet relaxation time, but the signal can still 13 be strong [64] . Another option for qubit readout, as advocated by us recently [44] , is to attempt quantum curvature readout deep in the (1,1) regime, where the curvature of the singlet and triplet states is detected within the S-T relaxation time [30, 44] . This approach has the benefit of being quantum non-demolition (the qubit is preserved) and the symmetry of the dot decreases sensitivity to charge noise and increases S-T relaxation time (because the transition dipole matrix elements between S and T vanishes). It should also be noted (although this is the first place we have noted it), that this approach has some immunity to temperature -so may be the most compatible readout approach for high temperature qubits in relatively small magnetic fields.
Exchange is the fundamental interaction between electrons related to the Pauli exclusion principle that allows for fast two-qubit gates with large ON/OFF ratios. As changing the gate potentials results in the electron wave functions in the two dots overlapping, the spin state of the combined system evolves. If this interaction is timed just right a given two-qubit spin operation can be achieved resulting in an entangling gate between the qubits [65] . Primitive quantum operations can be performed by measuring Rabi oscillations when the tunnel barrier is lowered to turn on the exchange interaction. The latter, if done at the symmetric operating point, allows one to characterize the charge noise of the device as once you turn on exchange, the spins are no longer "protected" to noise on their wave functions. More oscillations are better. A useful variant of this latter experience is to perform a fingerprint plot (see Figure 8c ).
Caveat Emptor
Ideally, not only would this proposal enable easier experiments, the separation of material optimization from qubit formation and control will allow us to push the limits of possible fidelity, or yield, or valley splitting, or whatever is limited by the material properties. In practice, there are concerns in translating knowledge gained from our gate-chip induced dots as compared to the "real thing." Even assuming the wafer has been optimized fully, there could be drastically different results when the dots are fabricated in a more scalable manner.
Materials science still matters. Fabricating the gates with the associated interfaces, dielectrics, processing steps (e.g., anneals) will affect critical parameters like valley splitting and charge noise. Complex surface physics due to the passivation of the silicon/silicongermanium surface can create unwanted potentials on the quantum dot plane in the quantum well case or a charge noise environment different than or worse than a full gate stack. Our hope is that the surface can be treated in such a way to minimize negative impact.
The gate-chip and dot wafer may not be intimately dI/dV P1 mentary Material, for large detuning |dJ/d | ⇡ J 2 /t 2 c . Thus, as J is increased by detuning, it becomes quadratically more susceptible to charge noise. When = 0, however, the dominant derivative is now dJ/dVX1 = (@J/@tc)(dtc/dVX1), proportional only to J . Increasing J with tc then only linearly increases susceptibility to charge noise. (This scaling is valid when J is exponentially dependent on VX1; we later show that it can be sub-exponential and thus even more favorable.)
The shape of the Rabi oscillations shown in Fig. 2(b ) can be modeled with a two-channel decay process. One process is due to the hyperfine interaction between the electron spin and that device's natural abundance of 29 Si nuclei and is described by Eq. 12 of Ref. 30 . The other process is due to charge noise, which, for the 1/f spectrum of noise seen in these devices [13] , imposes a Gaussian envelope. For this illustrative example, the relatively low value of J and the natural isotopic abundance of this sample renders the charge decoherence time comparable to the magnetic dephasing time. In the discussion that follows, however, because we focus on higher values of J in isotopically purified silicon samples, charge noise will dominate the decay envelope.
For gate-referred 1/f charge noise, this envelope can be expressed as exp(
is the variance of the noise (e.g. the noise spectral density integrated over relevant timescales) and j indexes all gates; see Ref. 23 and the Supplementary Material. Increasing the Rabi decay time for fixed J can then be accomplished by reducing P j |dJ/dVj | 2 [27] . We define the insensitivity I as
which has units of voltage. With this metric, the expected envelope of Rabi oscillations is exp
, so that the number of oscillations that occur before the amplitude decays by 1/e is I /(2⇡ V ). As long as V is not too strong a function of control parameters (e.g. noise not varying from one gate to the next), we can optimize device performance by maximizing I with respect to V. In particular, only the charge noise variance and not the detailed structure of its spectral density is relevant to this calculation, enabling predictions of bias-dependent charge noise performance based on device electrostatics.
In order to demonstrate the advantage of symmetric operation, we must independently control and tc. The plunger and exchange gates a↵ect both parameters due to capacitive cross-talk. Using a routine described in the Supplementary Material, we orthogonalize these control axes. Modulation of tc is accomplished by changing VX1 along with small compensating voltages on plunger gates, while is modified by biasing P1 and P2 with approximately equal and opposite voltages. We show the e↵ect of these parameters on J in Fig. 3 , where we . We plot the average singlet probability after evolving for 500 ns at a potential specified by the axes. The z-scale is the same as Fig. 2 . A faint set of additional fringes is present in this data (prominent near ( , VX1) = ( 20, 100)), likely due to excited state population (Supplementary Material). The device used here and in all subsequent figures di↵ers from the device used in Fig. 2 by the addition of a screening gate [29] and the use of enriched 28 Si (800 ppm 29 Si) [13] .
evolve for a fixed time at a point that is swept in both tc (parametrized by VX1) and
. This "fingerprint" plot shows fringes due to varying J , the curvature of which indicates where dJ/d = 0. This locus of points, which on this plot is approximately parallel to the x-axis due to our orthogonalization scheme, is known as the symmetric axis and indicates the location of the SOP for a given J .
Symmetric operation maximizes I . To demonstrate this, we choose various combinations of and tc where J/h = 160 MHz, shown in the inset of Fig. 4(a) . At each evolution point, we explicitly measure I by determining how the Rabi oscillation frequency changes due to small perturbations in each of the seven relevant gate voltages. We plot the resulting insensitivity in Fig. 4(a) and find that it is maximized at = 0 with a value of ⇠30 mV and rapidly decreases to less than 5 mV for large . To test the validity of I as a metric for the e↵ects of charge noise, we measure the number of Rabi oscillations NRabi ⌘ J ⌧ /h that occur in a 1/e decay time ⌧ . If the gate-referred charge-noise variance 2 V were equal and uncorrelated on all gates, then we would expect I / NRabi. To determine NRabi, we measure ⌧ along the voltage arc where J ( , tc)/h = 160 MHz. The resulting NRabi is plotted in Fig. 4(b) . Though it qualitatively follows I and is maximum near = 0, the quantities are not strictly proportional, indicating that our assumptions are not fully supported. In particular, as discussed in the Supplementary Information, by including some knowledge of the relative geometries of the P and X gates in this device, we can more accurately model NRabi with a generalized definition of I (blue crosses in Fig. 4(b) ).
Charge noise is not the only source of degradation c 2015 HRL Laboratories, LLC. All rights reserved.
is valid when interfaces proximal to gates are the dominant source of noise [15] . In this context, noise sensitivity may be reduced by biasing the device to a "sweet spot" where small changes in gate voltages only weakly alter the strength of the exchange interaction. Previously explored methods include using a triple quantum dot with balanced exchange interactions [21, 22] (see the Supplementary Material for a comparison), operating far from the (1,1) charge regime where excited states flatten the exchange profile [22] [23] [24] , using double-dots populated with more than two electrons [25] , or tailoring exchange derivatives via magnetic field gradients [26] . The strategy we pursue in this Letter has the advantage of employing only pairwise exchange without requiring high or inhomogeneous magnetic fields and maintains tunability of the exchange coupling rate from being negligibly small to many GHz. Symmetric operation is diagrammed in Fig. 1 . The difference in chemical potential between two dots is denoted and is predominantly controlled by two gates labeled P1 and P2 in Fig. 1(a) . For an ideal double quantum dot, = ↵(V P1 V P2 ) where ↵ is the "lever arm" that converts voltage to chemical potential. A third gate, labeled X1, controls the potential barrier that sets the rate at which an electron can tunnel, t c /h. Figure 1(b) shows eigenenergies for a double dot as calculated with a Hubbard model. Crucially, although the detuning is often used to control J, the tunnel coupling t c can also modify the energy di↵erence between the singlet and triplet energy eigenstates, J( , t c ). In particular, J( = 0, t c ) is a "sweet spot" where the e↵ects of charge noise on exchange are reduced because @J/@ = 0 [27, 28] , as evident from Fig. 1(b) . We refer to J( = 0, t c ) as a symmetric operating point (SOP) because the double quantum dot is biased to the center of the (1,1) charge cell and equidistant from the (2,0) and (0,2) anti-crossings.
Although any system of exchange-coupled quantum dot pairs could potentially benefit from symmetric operation, we use Si-based triple-quantum-dot devices for our demonstration. A SEM image of a device is shown in Fig. 1(c) . Metallic plunger gates P1-P3 are deposited on an undoped Si/SiGe heterostructure. When the plungers are forward biased, individual electrons are drawn from a bath and accumulate beneath the plungers [13, 16] . The X and T gates are deposited on an insulating layer that overlaps the plungers and control tunnel barriers between the dots and to the electron bath. Some devices in our study di↵er from Ref. 13 by the addition of a metal screening gate which prevents charge accumulation under gate leads [29] . A proximal dot charge sensor formed by the M and Z gates enables single-shot readout of the qubit state [13] . P and X gate control lines are capable of nanosecond pulse rise times and amplitudes of 140 mV. The devices are operated in a dilution refrigerator, giving T e ⇠ 100 mK.
The third dots in our devices enable initialization and measurement (see Fig. 2 (a) of Ref. 13 ). In the experiments described below, we prepare the qubit state by biasing near the (1,0,1)-(1,0,2) charge transition where a two-electron singlet state is preferentially loaded into dot 3. One of the electrons is then transferred into dot 2 by ramping P2 and P3. We define this singlet state between dots 2 and 3 as the north pole of a qubit Bloch sphere [11] . Exchange between dots 1 and 2 occurs at a frequency J( , t c )/h = J(V)/h, where V denotes the gate voltages. This interaction rotates the qubit state about an axis which is tipped 120 from the north pole [11] [12] [13] .
After some evolution, we measure the qubit state using Pauli blockade by biasing near the (1,0,2)-(1,1,1) charge transition. Sweeping the evolution time yields Rabi oscillations which have a maximum contrast of 75% due to the tilted rotation axis. We demonstrate singlet-triplet Rabi oscillations in Fig. 2(a) by sweeping the exchange duration and while holding t c constant. The Rabi frequency is given by J( , t c )/h and is large even with = 0 because V X1 is forward-biased during evolution, increasing t c . J increases with | |, producing a chevron pattern. The number of resolvable oscillations is greatest at the SOP ( = 0), giving preliminary indication that using a SOP can enhance the quality of the exchange interaction. This improvement can be interpreted in the context of gate-referred charge noise. As discussed in the Supple- Figure 8 . Multi-dot experiments that characterize the system (a) Loading electrons into a single dot by changing the plunger gate above the dot versus the tunnel gate from the electron bath, also called the charge stability diagram of a dot (P vs. T plot). (b) Charge stability diagram of a double dot system for a given tunnel barrier choice (P vs. P plot). (c) Upper plot shows coherent exchange oscillations for a given tunnel barrier choice as a function of detuning between the dots. At the symmetric operating point (SOP) or zero detuning of the two dot potentials the number of coherent oscillations is enhanced [6, 57] . The lower plot shows a so-called "fingerprint" plot demonstrating the dependence of exchange on ∆ and VT 2. In this plot the average singlet probability is shown after evolving for 500 ns at a potential specified by the axes [6] . (Both c plots courtesy HRL.) connected (although they could be mounted that way). Therefore, shaking of the gate-chip will result in the moving of the electrons (with some symmetry). We have not seriously considered the possible implications of this vibration on dot and quantum operation parameters, although any length scales of movement are likely much larger than the dots, and a much lower relevant frequency compared to gate speed (nanoseconds). There can also be a vacuum penalty: if the wire is too far from the surface than the potential of the dot can be washed out. Our point design simulations indicate that 10 nm separation still allows for sufficient dot confinement (while STM tunneling typically occurs~1 nm from the surface distances,~10 nm can be gauged with a field emission current).
The approach still requires dilution fridge temperatures unless the qubits can operate and be operated on at higher temperature (more below). Qubit operations (e.g., an encoded CNOT gate made up of 20+ pulses) are just as difficult control-wise. Cross capacitance may be better or worse as compared to the "metal everywhere" current preference. Metal shields above and below the dot gates may be needed to decrease cross capacitance or improve screening.
Only a linear array of qubits is possible which limits scalability. Introducing longer distance couplers can con-nect arrays in a 1.5 dimensional geometry. To keep things simple we have discussed one layer of metal on the gate chip but the concept can get more complicated (wafer to wafer integration instead of perpendicular chips; multiple layers on the perp chip, etc) if the basic idea pans out in experiments.
What would I do?
Physics. Using the gate-chip approach can enable many relevant and interesting experiments. 1) Let's characterize quantum-relevant wafer properties, especially valley splitting, charge noise, and disorder, across enough wafers and "devices" to be statistically conclusive.
2) Investigate proposed qubit approaches, encodings, and operation protocols. There are too many unexplored proposals to enumerate, but we still don't understand in practice which qubit encodings offer the best trade-offs for qubit quality and classical overhead (number of dots, pulses, etc). In particular, I'd love to see our proposals for encoded qubit interconversion and noise-insensitive always-on, exchange-only qubits validated or dismissed. A 6-8 dot device would be sufficient to implement the vast majority of qubit and gate proposals.
3) Explore alternative readout and coupling approaches: transverse versus longitudinal coupling, cavity-QED versus quantum capacitance. Already discussed above. 4) Investigate different materials for their relevance to quantum computing: Optimizing valley splitting: various proposals have been made to increase valley splitting. Because all of them depend on the microscopic details of the heterostructure stack, many devices will need to be measured to have confidence in a solution. Holes: Holes exist at the Gamma-point of the valence band, so there are no valley splitting issues (although there may be spin-orbit bands nearby). Germanium: germanium has a lower effective mass for holes (as compared to electrons in silicon) which would relax the gate wire pitch requirements (and sensitivity to disorder); using holes may offer larger spin-orbit coupling as well as no complicating valley splitting physics. III-Vs: Although III-Vs suffer from spinful nuclei, they offer a benefit of a direct band gap. The gate-chip approach would allow continued research in III-Vs for optical conversion or for other materials, such as GaN. II-VIs: II-VIs offer the potential for quantum well dots with spin-0 nuclei and a direct band-gap, they are notoriously difficult to fabricate. ZnO and other oxide-based 2DEGs have shown inklings of relevance to quantum devices. 2D materials such as graphene and Van der Walls heterostructures (layers of 2D materials) offer a very large phase space of possible dot implementations (with such materials, loss may be minimized), the approach here would greatly accelerate exploration of such materials. Topological materials: Many topological materials are fragile to lithographic and gate processing. In proximitized superconducting-semiconductor stacks, there are opportunities to explore different approaches to qubit formation via the split-chip approach presented here. 5) Study high temperature qubits: spin qubits continue to have long coherence times even at elevated temperatures relative to the Zeeman splitting [24, 35, 66, 67 ]. An open question is how robust a 2-qubit gate can be at elevated temperatures (350 mK or 1-4K). 6) Search for non-QC applications of these small quantum systems, such as quantum dot-based SETs for voltage standards, this approach may allow for far easier fabrication and potentially better charge noise characteristics.
One more thing: coupling spins to a superconducting cavity
We've already discussed using superconducting resonators for readout, we can go further by exploring qubit entangling protocols via superconducting cavity or transmission lines. By putting the cavity on the gate-chip, see Figure 9 , we can optimize for high Q. Certain entangling protocols may benefit from high-Q resonators. Resonators deposited on typical SiGe dot wafers, for ex- Figure 9 . Superconducting cavity coupling of 2 encoded dot qubits. It's just as easy to put a superconducting metal on the gate-chip.
ample, tend to have Q's < < 100,000 as compared to millions achieved on clean sapphire or silicon wafers. A similar approach can be made with a flip-chip resonator and a traditional dot chip, but our approach should make fabrication much simpler. It should also allow networking of small qubit registers enabling a 1.5D quantum geometry.
End Speech
The introduction to virtually every silicon qubit paper goes something like this: silicon quantum dot spin qubits provide a promising platform for large-scale quantum computation because of their compatibility with conventional CMOS manufacturing and the long coherence times due to enriched 28 Si material and low spin-orbit coupling, along with the possibility of high-density due to small quantum dots. The future of silicon quantum computing is strong, more-so given recent progress. Our difficulty has been that we must immediately go to the final dot dimensions just for the dots to work, we can't push it off. Qubits need to be small, materials need to be right, and microscopic effects matter immediately. Many of these problems will eventually need to be addressed in superconducting qubits, but now you can avoid them to make progress.
It's become all the rage to be building "quantum testbeds". These testbeds put as many of the best qubits we have today together in order to run small algorithms, to achieve quantum supremacy [68] ! This will be exciting, and inconclusive, for some time. Going forward on this path is obviously necessary, and also toward the first true quantum error corrected logical qubit. Here I have in mind a different form of quantum testbed. My testbed can be used to improve or assess new materials stacks for qubits. It can be used to build few qubit system to test new designs. It is optimal for a materials-design-test cycle. Because it separates qubit design (gate structure) from wafer growth, it is easy to make both better simultaneously. It's also easy to shift to a completely different type of material (e.g. holes in germanium versus electrons in silicon) with at most a gate pitch change. There's also no reason one can't use this approach to make small quantum computers.
In summary, please find a way to make and measure 9 more semiconductor qubits.
rors, although there is significant experimental evidence that the dominant noise sources affecting dot qubits currently are local to each dot. The main benefits for spins are: 1) spins are small, so microwave gates can result in a lot of cross talk, 2) microwave gates (driving single dot single spin rotations with a magnetic field) are slow, 3) two qubit gates via the exchange interaction are fast. Terminology-wise I prefer 2-DFS, 3-DFS, etc. as denoting encoded qubits where the dots are isolated from each other when not undergoing (pair-wise only) encoded qubit operations. Other terminology is often used such as singlet-triplet qubits (for double dots) and exchangeonly (for triple dots). More recently the community has been revisiting using small clusters of spins which form molecules with always-on exchange couplings between dots starting with the resonant exchange (3 dot) qubit (single sweet spot) and derivatives like the AEON qubit (double sweet spot). Because the exchange interaction is always on, these qubits are more sensitive to charge noise in their off state than an isolated spin, always, but have other potential advantages.
